Normally, every time a bus bridge sees a transaction on one particular bus that has to be forwarded to the other, the first transaction must wait around till the forwarded transaction completes in advance of a result's ready. A single notable exception takes place in the case of memory writes. https://nathanlabsadvisory.com/nerc-cip-compliance/